

FIG. 1




FIG. 2




FIG. 3




FIG. 4





FIG. 5



N: NUMBER OF SECTOR PAR TRACK

6  
G  
E




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15A RECORDING DATA

FIG. 15B RECORDING WAVEFORM

FIG. 15C PIT SERIES

FIG. 15D REPRODUCED WAVEFORM

FIG. 15E EQUALIZED WAVEFORM

FIG. 15F BINARY DATA FOR DETECTION OF INTERSECTION

RECORDING DATA  
**FIG. 16A**

RECORDING WAVEFORM  
**FIG. 16B**


PIT SERIES  
**FIG. 16C**


REPRODUCED  
WAVEFORM  
**FIG. 16D**

PR(1,1)  
CHARACTERISTIC  
**FIG. 16E**

PR(1,2,1)  
CHARACTERISTIC  
**FIG. 16F**

PR(1,2,2,1)  
CHARACTERISTIC  
**FIG. 16G**





EQUALIZED SIGNAL  
SAMPLE SERIES AND  
SERIES SELECTED BY  
VITERBI DECODER

FIG. 17A

SIGNAL LEVEL OF  
SELECTED SERIES

FIG. 17B

DECODED DATA

FIG. 17C

FIG. 18A OUTPUT SIGNAL OF PF



FIG. 18B




FIG. 18C OUTPUT SIGNAL OF COMPARATOR





FIG. 18D OUTPUT SIGNAL OF RE-TRIGGERABLE FF CIRCUIT






FIG. 19




FIG. 20

FIG. 21A      0 1 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0

b CONSTRAINT      k CONSTRAINT

FIG. 21B

2-CHANNEL CLOCK      8-CHANNEL CLOCK




FIG. 22A 0 1 0 1 0



FIG. 22B



FIG. 22C



WINDOW WIDTH




FIG. 22D 0 1 0 0 1 0



FIG. 22E



FIG. 22F



WINDOW WIDTH




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28

HEADER FIELD					
VF01	AM	PID1	IED1	PA1	AM
36	3	4	2	1	3

71

FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35